The correlation of stress-induced changes in the performance of laboratory-made CdTe solar cells with various 2 nd and 3 rd level metrics is discussed. The overall behavior of aggregated data showing how cell efficiency changes as a function of open-circuit voltage (Voc), shortcircuit current density (Jsc), and fill factor (FF) is explained using a two-diode, PSpice model in which degradation is simulated by systematically changing model parameters. FF shows the highest correlation with performance during stress, and is subsequently shown to be most affected by shunt resistance, recombination and in some cases voltage-dependent collection. Large decreases in Jsc as well as increasing rates of Voc degradation are related to voltage-dependent collection effects and catastrophic shunting respectively. Large decreases in Voc in the absence of catastrophic shunting are attributed to increased recombination. The relevance of capacitancederived data correlated with both Voc and FF is discussed.
INTRODUCTION
Polycrystalline CdS/CdTe thin-film solar cells have demonstrated small-area, laboratory efficiencies of 16.5% [1] . The highest published efficiency for CdTe modules is 11.1% [2] .
In addition to considerable research addressing efficiency, recent work has focused on understanding the durability of these thin-film semiconductor devices. The effects of back contact and processes on cell durability have been discussed for example in [3] [4] [5] . More recently, the detrimental effects of localized shunts [6] , the general effects of film micrononuniformities [7] , and the effect of cell-fabrication processing through formal design-of-experiments methodologies [8] have been reported.
The basic structure of a thin-film CdS/CdTe solar cell is that of a glass superstrate design in which light passes through a conducting/insulating (buffer) oxide film layer stack deposited on glass. Tin oxide (SnO2) is the most common transparent conducting oxide (TCO), though there is considerable interest in the stannate compounds (Cd2SnO4 and SnZnOx) for their superior optical properties [1] .
Once transmitted through the glass/TCO/buffer superstrate, light is absorbed in the n-CdS/p-CdTe heterojunction structure, which provides the field necessary for charge separation. A back contact structure completes the cell. A schematic of this basic design is shown in Fig. 1 .
Figure 1 Basic CdS/CdTe solar cell design.
To ascertain durability, cells were fabricated and then exposed to 1-sun illumination under open-circuit, Voc, bias and acceleration temperatures of 60 -120 ºC for times exceeding 1000 hours [9] . Two dominant degradation mechanisms were identified in the temperature range studied. As shown in Fig. 2(a) , from 60-80 ºC, an activation energy of 2.94 eV was measured and was attributed to S-outdiffusion from the CdS layer into the CdTe based on a reported value of 2.8 eV for bulk diffusion of S in CdTe [10] . This assertion was also supported by the observation of Kirkendall voids in the CdS layer. In the temperature range 100-120 ºC, an activation energy of 0.63 eV was determined, in good agreement with the reported value of 0.67 eV for Cu diffusion in CdTe [11] . (a)
Since cell efficiency, η%, is determined by the equation:
(where Φinc, the incident power density, is typically normalized to a solar value of 100 mW/cm 2 ), a comparison of the linear correlation coefficients of ∆η% versus changes in Voc, short-circuit current density, Jsc, and fill factor, FF, during stress testing as a function of stress temperature was performed. This analysis is shown in Fig. 2(b) . The moderate correlation of η% with Jsc seen at lower stress temperatures is due to reduced optical attenuation associated with S-outdiffusion from the CdS. The most important variable affecting η% at all temperatures, approaching an ideal value at 120 ºC, was FF.
Similar trends are observed when looking at aggregate cell stress data. Figure 3 is a plot of the percent change in efficiency (del Eff) vs. changes in Voc, Jsc, and FF (del Voc, del Jsc, and del FF, respectively) obtained in a set of 2052 measurements performed on CdTe devices stress tested at NREL with no regard to subtle changes in processing or stress conditions. The strong correlation of decreasing η% with both Voc and FF is obvious, as is the general lack of correlation with Jsc. These figures also show possible annealing effects resulting in improved performance through increasing FF as well as the general observation that Jsc often increases during stress testing.
In this paper, through a combination of modelling and the examination of past data, we hope to provide a better understanding of why these correlations are observed between performance and changes in Voc, Jsc, and FF.
J-V Curve Modeling
PSpice modeling provides an easy method by which to understand basic solar cell behavior. In Fig. 4 , a parallel combination of forward-biased diodes is used to independently simulate recombination currents in the quasi neutral (JQNR) and space charge (JSCR). The back contact behavior is represented by the parallel combination of a reverse-biased diode (Jb) and shunt conductance (1/Rb) that was previously used to model performance characteristics observed in the first quadrant [12] . The theoretical basis for the two-diode model as a general expression for the current produced in a solar cell can be found in Ref. [13] . When the barrier height, Eb, associated with the back contact is low (Eb < 0.5 eV, Jb >100 mA/cm 2 ), the back contact impact on 4th quadrant behaviour, is minimized [12] such that the current-density, J, and voltage, V, of the solar cell is represented by: (2) where JSCR, JQNR, and Jph are the recombination currents and photo generated current respectively, while Rs and Rsh represent series and parallel (shunt) resistance losses. JSCR and JQNR are further represented by the following:
where J01 and J02 are further dependent upon minority carrier transport properties.
In the fourth quadrant, maximum power output is achieved by maximizing the term, Jph, and minimizing the first three terms in (2) , often referred to collectively as the "forward" current. Each of the forward current terms contributes to decreased cell performance. It should be noted that the recombination currents, JQNR, and JSCR are themselves dependent on resistive effects as shown in (3) and (4).
Using the J-V curve measured for a 14.4% cell fabricated at NREL, the percent that each parameter contributes to the forward current (and thus loss) in the power quadrant was determined and is shown in Fig. 5 . This calculation used a fit-determined value of 3 Ω⋅cm 2 for Rs which is a reasonable upper value observed during stress testing of these cells [9] . As seen in this figure, recombination occurs mostly in the space charge near Voc where recombination in the quasi neutral region, i.e., between the depletion width and back contact, begins to dominate.
Note that resistive contributions for both effectively go to zero at Voc where J = 0 in equations (3) and (4) . The voltage, V, at which JQNR exceeds JSCR, is given by the relation:
In high efficiency cells (smaller J02) with higher Voc values, the J01 term has a strong effect on Voc. It is primarily for this reason that a two-diode model is preferred over onediode models in which an "average diode factor (typically between 1 and 2) is usually determined. In general, if Voc is less than 800 mV, the importance of J01 is reduced.
RESULTS AND DISCUSSION
Cell degradation during stress can be modeled by changing the discrete elements of Fig. 4 . Increased recombination (J01, J02), resistive losses (increasing Rs, decreasing Rsh), and degraded backcontacts (decreasing Jb due to an increase in Eb, increased Rb) all cause performance to decrease. These effects on both the J-V characteristics of cells, and performance correlations similar to those shown in Fig. 3 were determined using PSpice as a modeling tool. For the sake of brevity, only important results explaining the behavior shown in Fig. 3 will be presented. An initial "baseline" cell with J01=3e 
Back contact degradation
A commonly observed degradation characteristic of CdTe solar cells is the formation of "roll-over" in the 1 st quadrant. As mentioned previously, this effect can be modeled through introducing a contact diode leakage current, Jb which is inversely related to the back contact barrier height Eb [12] . Graphically, Jb can be estimated as the current at which the J-V curve "rolls over" in the 1 st quadrant. For our simulations, a "baseline" value of Eb = 0.56 eV (which equates to Jb~10 mA/cm 2 ) and a value of Rb = 0. When Rb=0, the barrier is effectively absent in the 1 st quadrant however it's appearance with degradation (as well as with low-temperature J-V measurements) confirms it's presence. Simulations were performed with Eb increasing to 0.68 eV (Jb~0.1 mA/cm 2 ) and Rb increasing as high as 100 Ω⋅cm 2 .
The correlation of del Eff vs. del Voc, del Jsc, and del FF assuming a nominal setting of Rb equal to 5 Ω⋅cm 2 is shown in Figure 6 . Fig. 5 is a worsecase estimate as 1 st quadrant behavior typically does not show such roll-over. The decrease in η% shown in Fig. 6 is thus not large enough to explain the η% vs. FF behavior shown in Fig. 3(c) .
Resistive effects (Rsh, Rs)
Decreasing shunt resistance, Rsh, is a strong root cause for the behavior shown in Fig. 3(c) . Rsh begins to affect FF as it approaches ~ 1000 Ω⋅cm 2 , and Voc and Jsc at a level closer to 100 Ω⋅cm 2 . The correlation of del Eff vs. del Voc, del Jsc, and del FF as Rsh decreases is shown in Figure 7 .
Figure 7 Efficiency change with decreasing Rsh.
Values of Rsh as low as 50-100 Ω⋅cm 2 can be observed during cell stress testing and can account for the large performance drops observed in Fig. 3 . In cases of extreme shunting, Jsc can degrade by as much as 10%. The sharp increase in Voc degradation occurring in extreme shunting (what might be referred to as catastrophic degradation) is also reflected in Fig. 3(a) where the rate of Voc drop begins to increase greatly at a decreased performance level of ~40%.
A similar plot of the effect of series resistance, Rs, is shown in Fig. 8 .
Figure 8 Efficiency change with increasing Rs.
Similar to Rsh, Rs can have a strong effect on FF, but differs in that it has no effect on Voc, and only a very slight impact on Jsc at very high degradation levels. In practice, Rs is not observed to increase much from baseline levels and thus Rsh is believed to be more important in determining FF during stress testing.
Recombination
The effect of back contact and resistive degradation shown in Figs. 6, 7, and 8 do not adequately explain features observed in Fig. 3(a) and 3(b) . Of these, only very large catastrophic decreases in Rsh (Fig. 7) can explain some of the large changes in Voc and Jsc shown in Fig. 3 . However, such changes are frequently observed in cells that do not exhibit "catastrophic" shunting. An order magnitude increase in recombination current can account for most of the observed decrease in Voc shown in Fig. 3(a) as well as a portion of the decrease in FF seen in Fig. 3(c) . The fact that Voc degrades during stress testing cells is a clear indicator of the importance in mitigating recombination in order to achieve stable cells.
As mentioned previously, significant decreases in Jsc have been observed where catastrophic shunting is not observed. Yet, the modeling performed with PSpice cannot explain this. The reason for this is due to the inability of PSpice to model a well-known effect in polycrystalline thin film cells known as voltage-dependent collection [14] .
In PSpice simulations, this additional loss mechanism can be captured by properly adjusting the resistive model parameters. At V=0, the slope of the J-V curve can be used to accurately determine Rsh. The 1 st quadrant behavior can then be used to adjust Rs in the absence of roll-over. If the latter is present, Rs can still be determined by fitting the curve between the maximum power point, Pmax and Voc. In doing so, voltage-dependent collection is revealed as the difference between the model fit, and the actual J-V curve. Figure 8 is an example of this procedure applied to a cell where after 722 h of stress, η% had decreased 33% with a corresponding decrease in Jsc of 4.8%. In this example, neither Rsh (fixed by dV/dJ at V=0, or Rs (fixed by dV/dJ in the 1 st quadrant) could adequately model the drop in Jsc. A comparison between the best model fit and the actual J-V curve is shown in Fig. 10 .
Figure 10 Voltage-dependent collection
The difference observed between the model-determined fit and the actual J-V curve after 722 h of stress (T = 125 ºC, Voc bias, 1-sun illumination) is believed to reveal an additional voltage-dependent loss mechanism (not present at t=0) beyond recombination as represented by equations (3) and (4) .
No iteration of the discrete element parameters of the model shown in Fig. 4 can replicate the actual J-V curve. For the cell shown in Fig. 10 , the additional voltage-dependent degradation introduced into the cell by stress testing corresponds to approximately a 0.96% and 3.78% increase in Jsc and FF loss, respectively.
rd -Level Metric Correlations
The previous approach to understanding degradation requires little more than measuring and modeling details associated with J-V curves. In some measure, the incorporation of recombination terms provides a slight foray into more complex, higher-order parameters often extracted by sophisticated metrology tools and techniques. Unfortunately, the latter tools are often expensive and not readily available to those requiring many measurements in order to reach statistically viable conclusions. The techniques themselves often suffer from being too timeconsuming or are entirely destructive or requiring ambient conditions that might introduce degradation not characteristic of field degradation in the cell. In order to increase our ability to probe for changes occurring in cells and modules during stress testing, we have recently developed and reported on the use of bi-directional voltage scans during capacitance measurements to both understand degradation [15] as well as to study and improve upon module stabilization procedures [16] .
In Ref. [15] , the relative durability of CdS/CdTe cells grown on either a bi-layer SnO2 or cadmium/zinc stannate (CTO/ZTO) superstrate was evaluated. Cells grown on the latter typically exhibit greater Voc and FF degradation than cells grown on the more common SnO2-coated substrate. Using the two-direction, voltage scan method, capacitance-voltage (C-V) hysteresis in cells was determined as a function of stress time. Hysteresis is arbitrarily defined as the difference in Wd at V = 0 between reverse and forward direction scans, i.e., Wd,rev -Wd,fwd . Fig. 11 summarizes the variation of hysteresis with stress time as well as the correlation of both Voc and FF with hysteresis determined in this study. As discussed in Ref. [16] , finished thin-film modules (including those based on Cu(In,Ga)Se2) exhibit various degrees of hysteresis. The trends shown in Fig. 11 are in some cases replicated by the observations made on modules undergoing various tests to determine procedures to achieve stabilization prior to benchmarking performance. Figure 12 shows for example, the C-V hysteresis curves associated with two different completed CdTe modules after various conditioning exercises. More detail on the latter procedures can be found in Ref. [17] . 
